

CIS*3120: Digital Systems I

Bonus

Date: Monday, April 1	Offering: Winter 2019
please see the instructor or the tea	ning of class, Monday, April 5. If you have any questions, hing assistant for clarification. Answer all questions in the <i>ly print your name</i> along with your <i>student ID</i> below. Loose cepted. Thank you!
Name:	Student ID:
` ,	Question Mark 1 (4) 2 (8) 3 (8) Total (20) mory units that follow are specified by the number of words How many address lines and input-output data lines are
a. 8K x 32	
b. 2G x 8	
c. 16M x 32	
d. 256K x 64	

2.	(Coincident Decoding) A 16K x 4 memory uses coincident decoding by splitting the internal
	decoder into X-selection and Y-selection.

a. What is the size of each decoder, and how many AND gates are required for decoding the address?

b. Determine the X and Y selection lines that are enabled when the input address is the binary equivalent of 6000.

3.	(Memory Design) How many 32K x 8 SRAM chips are needed to provide a memory capacity of 256K bytes?		
	a.	How many of the lines of the address must be used to access 256K bytes?	
	b.	How many of these lines are connected to the address inputs of all chips?	
	c.	How many lines must be decoded for the chip select inputs?	
	d.	Specify the size of the decoder.	